Designing a CPU in VHDL

mul_sim

A detailed guide on designing a CPU in VHDL by Domipheus:

This is part of a series of posts detailing the steps and learning undertaken to design and implement a CPU in VHDL. Previous parts are available here, and I’d recommend they are read before continuing.
Part 10 was supposed to be a very big part, with a special surprise of TPU working with a cool peripheral device, but that work is still ongoing. It’s taking a long time to do, mostly due to being busy myself over the past few weeks. However, in this update, I’ll look at bringing interrupts to TPU, as well as fixing an issue with the embedded ram that was causing bloating of the synthesized design.

Check out the previous parts at Domipheus Labs.

 

Leave a Reply

Your email address will not be published. Required fields are marked *