Tag Archives: ON Semiconductors

App note: Reduced power dissipation of relay loads

via Dangerous Prototypes

an_on_AND9797-D

Another app note from ON Semiconductors on using PWM technique to reduce power consumed when latching mechanical relays. Link here (PDF)

Integrated circuit driver circuits often use relay loads in their application. Output drivers are a source of power dissipation on the IC. Latching relays can be used to keep sustaining load current at a minimum by engaging and removing drive current, but a PWM system can also preserve reduced power conditions by engaging and reducing duty cycle using standard type relays.

By considering the Maximum Turn−On Voltage and Minimum Turn−Off Voltage specifications typically quoted in the relay electrical specification, your system design can utilize a signal to pull−in and activate the relay followed by a reduced power PWM sustaining signal.

App note: The load switch – Selection and use of ecoSWITCH(TM) products

via Dangerous Prototypes

an_on_and9848-d

ecoSWITCH(TM) from ON Semiconductors offers space saving solution on power distribution system. Link here (PDF)

Load switches play an important part in the management of supply domains and the protection of the loads they supply. Loads switches are often used for power sequencing, standby load leakage reduction, and inrush current control. Integrated ecoSWITCH products deliver an area reducing solution, offering over current protection, load soft start, and extremely low on series resistances of sub − 20 milliohm. This article discusses the primary benefits of load switches, application considerations, and how ecoSWITCH differs from other types of integrated switch offerings. A generic cloud system application and USB power delivery example are presented to demonstrate how the addition of ecoSWITCH solves design challenges such as achieving low quiescent current, local load protection, and startup sequencing.

App note: High-side smart-FETs with analog current sense

via Dangerous Prototypes

an_on_AND9733-D

Smart-FETs application from ON Semiconductors. Link here (PDF)

This application note describes the structure and design philosophy of ON Semiconductor High Side Smart−FETs, and serves as a guide to understand the operation of the device in specific applications. The scope of this document is limited to Smart−FETs with analog current sense output.

App note: Introduction to the silicon photomultiplier (SiPM)

via Dangerous Prototypes

an_on_AND9770-D

App note from ON Semiconductors about SiPM sensors, explaining the working principle and primary performance parameters. Link here (PDF)

The Silicon Photomultiplier (SiPM) is a sensor that addresses the challenge of sensing, timing and quantifying low-light signals down to the single-photon level. Traditionally the province of the Photomultiplier Tube (PMT), the Silicon Photomultiplier now offers a highly attractive alternative that combines the low-light detection capabilities of the PMT while offering all the benefits of a solid-state sensor. The SiPM features low-voltage operation, insensitivity to magnetic fields, mechanical robustness and excellent uniformity of response. Due to these traits, the SensL® SiPM has rapidly gained a proven performance in the fields of medical imaging, hazard and threat detection, biophotonics, high energy physics and LiDAR.

App note: How to maintain USB signal integrity when adding ESD protection

via Dangerous Prototypes

an_on_AND8319-D

Introducing the eye diagram method in this app note from ON Semiconductors in determining signal integrity of USB lines. Link here (PDF)

The Universal Serial Bus (USB) has become a popular feature of PCs, cell phones and other electronic devices. USB makes data transfer between electronic devices faster and easier. USB 2.0 transfers data at up to 480 Mbps. At these data rates, any small amount of capacitance added will cause disturbances to the data signals. Designers are left with the challenge of finding ESD protection solutions that can protect these sensitive lines without adding signal degrading capacitance. This document will discuss USB 2.0 and evaluate the importance of low capacitance ESD protection devices with the use of eye diagrams.