Author Archives: DP

BSide ACM03 plus clamp meter review and teardown

via Dangerous Prototypes

pics-acm03plus-600

A review and teardown of a cheap Hall effect clamp meter (ACM03 Plus) from Kerry Wong:

I recently purchased a BSide ACM03 Plus clamp meter so that I could do some high current measurements for my tab welder project. This meter can be bought on eBay for around $25, which makes it one of the cheapest Hall effect clamp meters on the market that is capable of measuring both AC and DC current.
Since this is such a cheap meter, I wasn’t expecting much. But it actually feels really sturdy in hand and the construction looks reasonably solid, which is certainly a good start. It came with a nice little black pouch inside a non-descriptive cardboard box. It even includes a decent product manual.

More details on Kerry D. Wong’s blog.

Check out the video after the break.

Driving a 48-segment RGB LED bar graph with a Teensy 3.2

via Dangerous Prototypes

pics-IMG_20170723_133700-600

Glen Akins writes:

In my post Driving a SparkFun 48-Segment RGB LED Bar Graph, I stated that the hardware built there could be used to drive the LED bar graph with any combination of hardware and software that could drive one of the common 32×32 or 32×16 RGB LED matrices. Today I’m back to prove that point. In this post, I ditch the FPGA and drive the 48-segment RGB LED bar graph using a Teensy 3.2 board and the Pixelmatix SmartMatrix 3 library.

More details at Glen Akins’ blog.

Free PCB Sunday: Pick your PCB

via Dangerous Prototypes

BP-600x373

We go through a lot of prototype PCBs, and end up with lots of extras that we’ll never use. Every Sunday we give away a few PCBs from one of our past or future projects, or a related prototype. Our PCBs are made through Seeed Studio’s Fusion board service. This week two random commenters will get a coupon code for the free PCB drawer tomorrow morning. Pick your own PCB. You get unlimited free PCBs now – finish one and we’ll send you another! Don’t forget there’s free PCBs three times every week:

Some stuff:

  • Yes, we’ll mail it anywhere in the world!
  • Be sure to use a real e-mail in the address field so we can contact you with the coupon.
  • Limit one PCB per address per month please.
  • Like everything else on this site, PCBs are offered without warranty.
  • PCBs are scrap and have no value, due to limited supply it is not possible to replace a board lost in the post

Be the first to comment, subscribe to the RSS feed.

App note: Clearing Xilinx FPGA configuration to allow boundary scan testing

via Dangerous Prototypes

Another application note from XJTAG on preparing Xilinx FPGA for proper boundary scan testing. Link here

When Xilinx FPGAs are configured it can restrict the boundary scan access to some signals on the device. One work-around for this problem is to configure the FPGA with a ‘blank’ image that closely matches its unconfigured state, allowing boundary scan testing to occur without any problems.

A second issue that can affect boundary scan testing with FPGAs is that they contain pull resistors. Depending on the design, these may be enabled when the FPGA is unconfigured as well as when it is configured. If these internal resistors are enabled on nets that contain pull resistors mounted on the board, two potential problems can occur:

1. If the internal resistor and external resistor pull in opposite directions, the boundary scan tests may not be able to test the external pull resistor if it is weaker than the internal pull resistor.
2. If the internal and external resistors pull in the same direction, a fault with the external resistor may not be detected because the internal resistor may mask the fault.

By setting the correct configuration options it is possible to disable these internal pull resistors when generating a ‘blank’ FPGA image.

App note: Using a test reset section to initialise JTAG devices

via Dangerous Prototypes

an_xjtag_test_rst

An app note from XJTAG about applying test reset to put some devices to JTAG compliant mode. Link here

Some JTAG devices require a specific sequence of states to be applied to some signals in order to put the device into a JTAG-compliant mode. This application note describes how a Test Reset section can be used to describe the required sequence and control its application.

Free PCB coupon via Facebook to 2 random commenters

via Dangerous Prototypes

BP

Every Friday we give away some extra PCBs via Facebook. This post was announced on Facebook, and on Monday we’ll send coupon codes to two random commenters. The coupon code usually go to Facebook ‘Other’ Messages Folder . More PCBs via Twitter on Tuesday and the blog every Sunday. Don’t forget there’s free PCBs three times every week:

Some stuff:

  • Yes, we’ll mail it anywhere in the world!
  • We’ll contact you via Facebook with a coupon code for the PCB drawer.
  • Limit one PCB per address per month, please.
  • Like everything else on this site, PCBs are offered without warranty.

We try to stagger free PCB posts so every time zone has a chance to participate, but the best way to see it first is to subscribe to the RSS feed, follow us on Twitter, or like us on Facebook.